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'3rJ 
Abs t rac t : A system t e s t was performed on the c e n t r a l computer por t ion 
of the AIl/FSQ-7 (XD-1) dur ing the month of June . Four dem-
ons t ra t ion runs and a study of computer r e l i a b i l i t y showed 
t h a t the c e n t r a l computer operated c o r r e c t l y about 90 t o 95/' 
of the assigned time with i n t e r r u p t : o n s every one-half t o 
th ree hours depending on the mode of computer opera t ion . 
Precis ion r e s i s t o r s were the only components which hod ex-
cess ive f a i l u r e r a t e s ; extens ve work i s being done t o co r -
r e c t t h i s s i t u a t i o n . 
Some weaknesas in .ore memory c i r c u i t s were corrected c tar-
ing the month of June; c i r c u i t margins were improved and 
increased r e l i a b i l i t y i s expected. 
The card machine did not appear to be as r e l i a b l e as the 
e l e c t r o n i c equipment. 
Voltage margins are adequate; only one s p e c i f i c case r e -
qui res improvement. 
A few mirror mechanical d e f i c i e n c i e s ( l a b e l s , markings, 
covers , e t c . ) were noted. 
Performance of the c e n t r a l computer was s a t i s f a c t o r y except 
for d i f f i c u l t i e s with core memor; , card machines, and p r e -
c is ior r e s i s t o r s . 
Thi. document i . i.raad for internal di.tnaatjon tad . . . only to a t j for Lin-
coln Laboratory aer.naarel tt .koala not to gleam ar enoara ta ana attor in-
dividual, or nremn* .ritnont t t f r t u .atnortantiea It mar not to reereunrced 
to nraale ar In nart witttont nermiMleu in written tram Lincoln Laboratorr 
The research reported in tail document area supported 
jointly by ta* D r r a r t m n l of tan Arm*, tto Depart-
ment of theN.»». ana th* Department of tto Air Force 
ondor Air f a r e . Contract No AT 1«(121)-4M 
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1.0 Introduction 
The first in a series of acceptance tests to be performed on the 
AN/FSQ"7 (XD~1) was conducted during the month of June 1955, This 
test consisted of four demonstration runs and a survey of central com-
puter performance during June. 
1o1 Demonstration Runs 
Each of the four demonstration runs lasted about four hours; 
Air Force and MIT representatives attended all but one of these 
demonstrations. All computer operation was controlled by IBM 
engineers, 
1.2 Performance Records During June 1955 
Records of computer performance and margins were compiled 
for the month of June. Basic data required for this analysis 
was taken from log book entries and margin check reports issued 
by IBM. Log entries were placed on punched cards and data for 
the summaries were prepared by the IBM record section. 
2.0 Equipment and Logical Functions Submitted for Acceptance 
A list of equipment and instructions submitted for test has been 
compiled by Mr. H. L. Kurkjian of IBM and was included in a test pro-
posal "System Test Plans for the Central Computer System", 10 May 1955, 
by Mr. Kurkjian. The test proposal discusses the system test program 
in detail. There are no exceptions to this proposal as it appears in 
its final formp so the results of the acceptance tests are based on 
only the equipment and instructions included in the proposal. 
The following list of equipment is presented in this report to 
furnish the reader with an over-all view of the equipment being tested. 
1. Left Arithmetic Frame 
2. Right Arithmetic Frame 
3. Instruction Control Frame 
4. Selection Control Frame (with some exceptions) 
5. Program Frame (with some exceptions) 
6. Left memory Frames 
7. Array Frames 
8. Right Memory Frames 
9. Maintenance Console 
10. IBM ?11 Card Reader (modified) 
11. IBM 716 Line Printer (modified) 
12. IBM 721 Card Punch (modified) 
13. IBM 010 Card Punch 
APPROVED FOR PUBLIC RELEASE. CASE 06-1104.
Memorandum 6M-3853 Page I 
3.0 Results of Acceptance Test Demonstrations 
Demonstration runs were performed on 9 June,, 16 June, 22 June 
and 30 June 1955. A special effort was made to provide accurate re-
cords during these tests while equipment was being used under controll-
ed conditions„ 
3.1 Logical Completeness 
The computer was able to perform all of the specified logical 
functions All of the required programs ran successfully, 
3o2 Physical Completeness 
All of the specified equipment was delivered and installed. 
It was noted, however, that some minor mechanical deficiencies 
or inadequacies existed ( 36.3 Table I), 
3«3 Reliability During Demonstrations Runs 
A summary of the reliability during the four test runs is as 
follows I 
Total Time 14.84 hours 
Total Lost Time 1.34 hours 
Number of Failures 43 
Percentage of Usable Assigned TiraeslOO r(l4.84 hrs.-1.34 hrs.) 
( 14.84 hrs. )~91> 
Mean Good-Time Between Failures: 13°5 hrs, 
4TTailures8 «32 h r s* 
Time during which the computer was not operating satisfac-
torily was considered to be lost time. Printing or punching 
errors were discovered which did not cause lost computer time, 
but each occurrence was considered to be a failure. Repetitive 
failures were treated as individual failures lor the computation 
of the mean good-time between failures. A list of the failures 
incurred is included in this report (see Table II). 
About 40% of the failures were encountered in the printer 
and punch, 16?? of the failures were core memory parity errors. 
Both core memories were being checked and modified during the 
month of June and the number of core memory parities decreased 
during this month, No parities were experienced in the 30 June 
1955 demonstration, 
A bad plug-in unit found during the fourth demonstration on 
30 June caused ZZ% of the interrupting failures noted during 
demonstration runs, 
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4.0 XD-1 Performance During June 1955 
The XD=1 logbook entries were kept by IBM engineers for the 
period including 13 June 1955 through 2 July 1955. These records 
were used as the source material for preparing this study of com-
puter performance. 
Reliability figures were recorded in such a manner as to indi-
cate the performance of the equipment included in the system test 
and ignore the effects caused by installation of other equipment and 
failures in outside areas. 
4.1 Equipment IncJuded in Records 
Only the failures which occurred in the equipment under 
|test (see Section 2.0) were considered in the reliability cal-
culations. 
4.2 Limitations of the Record System 
The most important factors influencing the accuracy of the 
computer reliability studies were completeness of log entries 
and the fact that much installation and testing was in process 
durinr the time the central computer was being observed. 
4.2.1 Completeness of Log Entries 
Records for 1 June through 13 June were not included 
in this summary because entries were not complete and ac-
curate. After 13 June 1955, the records were much improved 
from the standpoint of completeness and accuracy. The most 
serious fault in the record system occurred when unexplained 
failures were explained and no complete method of correlat-
ing these facts was included in reports* 
4.2.2 System Assignments During The System Test Period 
A record of the percentage of time devoted to the 
various system assignments and reliability during each 
assignment is as follows: 
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Percentage of Percentage of Mean Good-
Total System Usable Assigned Time Between 
Assignment Time (%) Time (%) Fa i lure (hrs) 
Routine Maintenance 
& Mach. Improvement 
Drum System Test 
Tape System Test 
Memory Evaluation 
Marginal Checking 
MIT (Group 61) 




































During MIT (Group 61) operat ion and system t e s t s the 
records of performance a re most e a s i l y i n t e r p r e t e d ; however, 
these assignments consumed only 7.48JS of the 361.35 hours 
considered for t h i s t e s t . About 73% of the time was spent 
on the f i r s t th ree assignment ca tegor ie s l i s t e d above. 
4 . 3 Resul ts of the R e l i a b i l i t y Study 
Resul ts of t h i s r e l i a b i l i t y s tudy are expressed in terms of 
the percentage of usable assigned time and the mean good-time be-
tween f a i l u r e s . 
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4.3.1 Percentage of Usable Assigned Time 
The percentage of usable assigned time is indicative 
of the ability of the computer to perform satisfactorily the 
assignments listed in section 4.2.2. For the period of this 
test, the percentage of usable assigned time was found to be 
as follows: 
Useful Assigned Time: 335.1 hrs. 
Lost Assigned Time: 27.7 hrs. 
Total Assigned Time: 362.8 hrs. 
Percentage of Usable Assigned Time: 
100 x 362.8 hrs. - P7.7 hrs. -
362.8 hrs. 92.55^ 
About 50$ of the lost time was attributed to component 
failures (excluding tubes) and core memory parity alarms. 
4.3.2 Mean Good-Time Between Failures 
During the period considered in this test, 104 inter-
rupting failures occurred. The mean good-time between fail-
ures was found to be: 
Useful Assigned Time: 335.1 hrs. 
Interrupting Failures: 104 failures 
335.1 hrs. ; 3.1 hours between failures 
104" failures 
5.0 Distribution of Failures in XD-1 
Failures were divided into two categories for presentation in 
this report -- explained failures and unexplained failures. 
5.1 Explained Failures 
A tabulation of explained failures is included in Table 
III. From this table, it is evident that tube failures, cir-
cuit component failures, and failures resulting from inability 
to maintain an adjustment are the major causes for interruption. 
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A desc r ip t ion of the tubes whose fa i lu res were a t t r i b u t e d 
to normal use i s as follows; 
Fault ( as ind ica ted 















p l u g - i n u n i t r e p a i r ) 
i n t e r n a l s h o r t 
c racked e n v e l o p e 
low ou tpu t 
low o u t p u t 
low o u t p u t 
unknown 
A descr ip t ion of other component fa i lu res a t t r i b u t e d to 
normal use are as fo l lows : 







300K • ohm 1% r e s i s t o r s 
510K • ohm 1% r e s i s t o r s 
36K - ohm 1% r e s i s t o r 
neons (Fl ip-Flop ind ica to r s ) 
Type T7 diode 
3:1 pulse transformer 
All f a i lu res which resu l ted from fa i lure to maintain 
adjustment occurred in the p r in t e r with the except ion of one 
f a i l u r e i n oore memory c i r c u i t s . 
5.2 Unexplained Fa i lu res 
During the period under s tudy, f i f ty-seven unexplained 
i nc iden t s occurred ( s e e Table IV). Forty-four percen t of the 
f a i l u r e s were core memory pa r i ty a larms. A few of the core 
memory p a r i t i e s were a t t r i b u t e d to component f a i l u r e s in 
p a r i t y count c i r c u i t s 
Complete information regarding subsequent r e p a i r s and 
adjustments which offerea explanat ions for some of the unex-
plained f a i l u r e s was not ava i lab le 
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5,3 Failures Which Caused Lost Time 
A tabulation of lost-time failures and the amount of time 
lost for each type of failure is presented in Table V, 
6„0 Margins and Margin History 
Margins on most of the circuits submitted for test were greater 
than £ 20 percent of the supply voltage or within the bounds deter-
mined Dy safety limits3 
6o1 Margins Which Were Less Than 1 20 Percent of Supply Voltages 
Circuits which did not meet the arbitrary f| 10 percent cri= 
ten a were as follows: 
1. The voltage margins of the cFPs in the real-time clock 
frequency dividers are 4 17 volts and =52 volts on the -300 volt 
line. The positive margin is too low to be satisfactory. 
2, The -300 volt line for the Memory Gate Generators in 
core memories I and II permits -20 volt excursions before failure. 
This is only 6,6^ of the supply voltage^ but this is considered 
to be satisfactory for the present status of memory. 
6,2 Margins on Adder Gates and Parity Count Gate3 
During previous evaluations performed by MIT. margins which 
seemed low or caused reason for concern were noted. Series of 
gate tubes in the parity circuits and the adder circuits were 
watched closely Because margins were p 25 and -18 volts. These 
margins were I 25 and -20 volts at the time of this system test. 
Results of efforts to improve these margins indicate that this 
is the maximum margin to be expected with the present circuits? 
nevertheless, a series of tests will be performed by IBM engin-
eers to determine the effect of aging tubes in the adder and 
parity circuits.. 
7.0 Summary 
Except for difficulties with card equipment and core memory,, the 
central computer performed as well or better than we at Lincoln had 
expected at this stage of development. Indications are that we might 
expect the performance to be brought up to the high level that we are 
all aiming for after the system is finally assembled and allowed to 
operate without being subjected to frequent modifications. 
APPROVED FOR PUBLIC RELEASE. CASE 06-1104.
Memorandum 6M-3853 Page 9 
7.1 Central Computer Reliability (including all Equipment 
Under Test) 
The actual reliability figures deduced from the test data 
are that the central computer can be depended upon to operate 
correctly about 90 • 95^ of the time and that errors may be ex-
pected to occur about once every half hour to every three hours 
of operation depending upon the mode of operation. As the fig-
ures stand, they indicate extremely poor operation^, especially 
when one considers that the lost time figures are made up for 
the most part by the time it took the program to start again. 
They do not consider the effect of an error on accumulated data 
in a long process as might happen in a real operation. It should 
be pointed out„ however„ that in almost all cases, where the com-
puter would run through a program successfully^, it would continue 
to do so for hours if people kept their "hands off". The error 
frequency should drop off very fast as the overall installation 
becomes more stable. 
The details of this evaluation report point out deficiencies 
in record keeping. Actually record keeping has improved tremen-
dously and is continuing to do so as men become more familiar 
with the system and the value of records. New improvements now 
incorporated in the data recording and processing schemes will 
increase the efficiency and accuracy of the record system. These 
records should be an aid in securing better performance. 
7.1.1 Card Machines 
The card machines and printer performed relatively 
poorlyp but the tests they were given were more strenuous 
than the normal expected operating conditions. Indications 
are, however,, that the mechanical equipment cannot be ex-
pected to equal the electronic equipment in performance. 
Considerable improvement has been made in the performance 
of these machines,, but it is impossible to say at present 
whether or not all adjustments are stable or if some of the 
modifications to correct one trouble have introduced an 
unsuspected one. 
The conclusions of a study of the card machine diffi-
culties are that they are operating slightly less reliably 
than might be expected at present, but that their perform-
ance depends to a great extent upon the operators and main-
tenance men,, and the combination should improve with time 
and experience. We should not expect to reduce the card 
machine errors to a relatively negligible amount and should 
plan our operations accordingly. 
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7.1.2 Core Memories I and II 
During the month of June, corrective action was 
taken on design weaknesses noted in circuits used in core 
memories I and II. These modifications included circuit 
changes to the Sense Amplifier, Memory Clock, Memory Gate 
Generators, Core Memory Drivers, and Memory Address Reg-
ister Cathode Followers. 
The amount of system improvement resulting from cir-
cuit modifications has not been evaluated because the cir-
cuit changes have been installed so recently; however, 
memory margins have improved and an increase in reliability 
is expected from core memories. 
7.1.3 Voltage Margins 
With a few exceptions, the voltage margins are very 
good and appear to be stable. Margins on the cFF's in the 
real-time clock frequency divider need to be improved. 
7.1.4 Components 
The principle component failures are the 1% resistors 
and a very intensive program is underway to correct the 
situation. The other components including tubes and crystal 
diodes have been giving very little trouble. 
7.1.5 Physical Deficiencies 
i 
This report also points out a few physical deficien-
cies in the equipment (cover labels , etc.) which should be 
corrected before final acceptance. 
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TABLE I 
Minor Mechanical Deficiencies and Omissions Noted on XD-1 
A. Ducts and Covers Not Installed 
1. Covers extending from the top of the modules to the 
expanded metal ceilings. 
2. Final air conditioning ducts and associated AC outlet 
fixtures. 
3. Z module end oovers. 
B. Markings Not Complete on All Frames and/or Plug-In Units 
1. Tube designations (some plug-in units and also memory 
driver panels). 
2. Circuit breaker labels on Z modules, front and bade. 
3. Frame and module designations on modules — including 
the memory stalls. 
C. Miscellaneous 
1. Lamps indicating power on-off condition are difficult 
to replace. 
2. Many air flow indioator and power indicators arJ burned 
out (see 1, above). 
3. Air leaks are present in module framework. 
4. "Emergency Off button is extremely sensitive. 
5. Temporary relays are used in d.o. power lines for oore 
memory. 
6. Cyolio Program Control switches are difficult to turn. 
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TABLE II 
Tirae Lost and Failures Noted During Test Activity Demonstrations 
First Demonstration,, 9 June 1955 
Failure No. of Occurences Time Lost 
Printer or Punch? 
1. Print "0" instead of "2" 
2. Type wheel 15 in error 




Core Memory Parity Errors? 
1. Unexplained (transients resulting from 
switching power was the suspected cause).1 
2. Unexplained error (the word in memory 
had the correct parity). 1 
Miscellaneousi 
1. Failure to load program from card 







Percentage of Usable Assigned Time 100 Y(3.64 hrs.-.13 hrs.), 
6 & 3.64 h r s . y&/° 
Mean Good-Time Between Fai lures 3 / ^ 6 . ^ r s * = AQ . 
7 failures »49 &T». 
Second Demonstration, 22 June 1955 
Printer or Punch: 
1. Words or portions of words omitted 
2. PER 74 failed (punch) 
3. Printed "f" instead of "I" 
4. Printed ••• instead of "R" 
Core Memory Parity Errors? 
1. Unexplained errors 
2. Unexplained errors ( the words in 
memory had the correct parity b i ts ) . 
Miscellaneous (unexplained): 
1. In-Out Interlock alarm 
2. "Master reset" and "reset f l ip-f lop" 
buttons failed to operate correct ly . 































- • QQ% 
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Failure 
TABLE II (Continued) 
Third Demonstration, 16 June 1955 
No. of Occurences 
Printer : 
1. Print wheel 15 failed 
2. A "0" printed in place of a "6". 
Core Memory Parity: 
1. Unexplained parity alarm 
Miscellaneous: 
1. CPC operations inoperative 
(open wire) 
2. CPC delay switch inoperative 
(improper termination of 
pulse line). 
3. Bad neon on FF used in CPC counter. 








Percentage of Usable Assigned Time 100 x (* hrs. - .4 hrs.)_ 
4 hrs . 
Mean Good-Time Between Failures 3.6 -
9 f a i l u r e s «4 h r 8 » 
90# 
Fourth Demonstration, 30 June 1955 
Printer: 
1. Printed a *T* instead of a comma 1 
Miscellaneous: 
1. Failure to load from card reader 
(unexplained at the time of the 
t e s t , but a bad PU was found which 
was the cause of the trouble) . 
2 . Unexplained hal t error. 
10 
1 




Percentage of usable assigned time 100 x (3.75 hrs. - .33 hrs.). 
3.75 hrs. 9 1 * 
Mean Good-Time Between Failures 3.42 hrs . _ 
12 fa i lures " »2 9 h r s » 
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TABLE I I I 
Explained Fai lures in XD-1, 13 June 1955 through 2 Ju ly 1955 
Fai lures At t r ibu ted To: 
External 
I n s t a l l a t i o n Other Cause or 
Normal or Accidental Component Cause 
Fa i lu re Category Usage Modification Damage Defects Unknown 
Broken connect ions , 
w i r e s , p lugs , e t c . 9 
Tubes 9 
Circuit components 20 
Mechanical failures 
(gear motor, clutch, 
etc.). 1 
Out of adjustment 8 
Miscellaneous 1 
No failure category 








Three plug-in units were replaced during system operation for 
which there is no explanation regarding the faults found in these units 
at plug-in unit repair. The time required to replace these units was 
2.59 hours. 
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TABLE IV 
Unexplained Failures in XD-1, 13 June 1955 through 2 July 1955 
Alarms 
25 Core Memory Parity Alarms 
3 Halt Errors 
2 10 Interlock Alarm 
Visual and Audible Failure Indications (excluding alarms) 
3 Failures noted by a change in audio output. 
1 Incident when "Load From Card Reader" failed to operate 
correctly. 





15 Unexplained failures with no initial indication of failure 
available (These failures occurred while the system 
was being used for memory evaluation, routine main-
tenance and marginal checking). 
APPROVED FOR PUBLIC RELEASE. CASE 06-1104.
Memorandum 6M-3853 Page 16 
TABLE V 
All Failures or Incidents Which Caused Lost Time, 
15 June 1955 through 2 July 1955 
No. of Time Lost % of Total Time 
Failure or Failure Indication Occurrences (hours) Lost (percent) 
Circuit component (other 
than tubes) 
Core memory parity alarms 
6 
25 
Maintenance error (failure to 
install correct plug-in unit, etc.) 2 
Plug-in units removed (the fault 
in the plug-in was not described) 
Broken wires, plugs, etc. 
Tubes 
Unexplained failures (no initial 
indication of failure given) 
Equipment failed to maintain 
adequate adjustment 
Explained failures (a description 
of the part which failed was not 
available) 
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